sim da-song

@SimDaSong · User

GitHub profile ↗ · Compare

Back-end Dev.

Seoul, South Korea40 followers29 repositories

Repositories

SimDaSong/4-bit-cpu

Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground

★ 14VerilogForks 2

SimDaSong/learn-typescript

인프런 타입스크립트 입문 - 기초부터 실전까지 강의 필기 https://inf.run/sbPZ

★ 0Forks 0