Comments (4)
Hello!
Thank you for all the details, the issue appears to be a design issue. ILAs do not modify the functional behavior of the design. Have you been able to leverage the verification support provided in the aws-fpga developer kit to simulate and test your design before loading it on hardware?
A good place to get started would be RTL_Simulating_CL_Designs
Please feel free to reach out with any follow up questions!
Thanks,
-Joe
from aws-fpga.
Hi @AWSjoeluc ,
Thank you for your reply.
While simulating the example design, I am getting the following errors.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing '/home/centos/src/project_data/aws-fpga/hdk/cl/examples/hello_world_hlx/example_projects/hello_world.sim/sim_1/behav/xsim/elaborate.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
Thank you
from aws-fpga.
Hi @Gogul-N,
- Does that file exist at the path in the message?
- Did you clone the repo and run all prior steps with the same user account?
- Can you try changing all the file permissions with
chmod -R ___ <top of hierarchy
?
If nothing works, can you try a fresh clone and follow RTL_SIMULATING_CL_DESIGNS to run the simulation without any changes?
Thanks,
-Joe
from aws-fpga.
Hi @AWSjoeluc,
As per the solution given in #590 , I am able to simulate now.
Thank you.
from aws-fpga.
Related Issues (20)
- [XRT] ERROR: failed to load xclbin: Invalid argument / xocl_read_axlf_helper: interface uuids do not match HOT 4
- Update HOT 9
- Name port does not exist for instance f1_inst HOT 6
- PCIM ARID all bits can be used? HOT 1
- peer xclbin download err: -11 HOT 2
- fpga_mgmt_load_local_image_sync() failures HOT 12
- Linux Kernel 6 support for xdma HOT 4
- Does aws have u200? HOT 3
- Files missing from AMI HOT 2
- DRAM page mode HOT 1
- Accessing the AXI-Lite via the fpga_pci_attach call... HOT 2
- Debug embedded microblaze using XVC JTAG in AWS FPGA shell HOT 11
- Instance status checks failures HOT 14
- FPGA cloud-based HOT 1
- Connect MicroBlaze Debug Module (MDM) to Virtual JTAG in Vivado IP Integrator HOT 2
- phys_opt_design error during implementation HOT 3
- Does AWS F1 support Vitis AI 2.5?
- fail in get_f1_ami_id() HOT 3
- ETA on new dev AMI? HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from aws-fpga.