britovski / avsdpll_1v8 Goto Github PK
View Code? Open in Web Editor NEWThis project forked from lakshmi-sathi/avsdpll_1v8
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
License: GNU General Public License v2.0