dongdeji Goto Github PK

aes

Advanced Encryption Standard，AES加解密算法C语言实现。

ai-learn

人工智能学习路线图，整理近200个实战案例与项目，免费提供配套教材，零基础入门，就业实战！包括：Python，数学，机器学习，数据分析，深度学习，计算机视觉，自然语言处理，PyTorch tensorflow machine-learning,deep-learning data-analysis data-mining mathematics data-science artificial-intelligence python tensorflow tensorflow2 caffe keras pytorch algorithm numpy pandas matplotlib seaborn nlp cv等热门领域

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

chisel-empty

An almost empty chisel project as a starting point for hardware design

chisel-examples

Chisel examples and code snippets

chisel2-doc

Have the Chisel 2.2 doc available

chisel3

Chisel 3: A Modern Hardware Design Language

cores-swerv

SweRV EH1 core

cores-swerv-eh2

cores-swerv-el2

SweRV EL2 Core

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

deca

eda-wiki

EDA wiki

fp-division-no-pipeline

IEEE binary 32 floating-point division hardware in Chisel based on Harmonized Parabolic Synthesis with a single stage.

fp-division-pipelined

IEEE binary 32 floating-point division hardware in Chisel based on Harmonized Parabolic Synthesis with 6 pipeline stages.

haawking-dsc28027-board

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

models

A collection of pre-trained, state-of-the-art models in the ONNX format

netron

Visualizer for neural network, deep learning and machine learning models

npus

onnx

Open standard for machine learning interoperability

openc906

OpenXuantie - OpenC906 Core

openc910

OpenXuantie - OpenC910 Core

opene906

OpenXuantie - OpenE906 Core

p4-spec

p4c

P4_16 reference compiler

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

pycallgraph

pycallgraph is a Python module that creates call graphs for Python programs.

pytorch-book

PyTorch tutorials and fun projects including neural talk, neural style, poem writing, anime generation (《深度学习框架PyTorch：入门与实战》)

riscv-debug-spec

Working Draft of the RISC-V Debug Specification Standard