jeffreyyunz Goto Github PK

altera-de2-digitalpiano

A digital piano based on the DE2-115 FPGA

altera-makefile

Allows commandline builds, and project creation for Altera's Quartus II

alterade2labs_verilog

My solutions to Alteras example labs

asp-soc

Audio Signal Processing SoC

basic_verilog

Must-have verilog systemverilog modules

cordic

An implementation of the CORDIC algorithm in Verilog.

core_ddr3_controller

A DDR3 memory controller in Verilog for various FPGAs

cores

Various HDL (Verilog) IP Cores

cpu

A very primitive but hopefully self-educational CPU in Verilog

cpuonfpga

It's a basic computer designed using VERILOG on XILINX FPGA architecture.

cryptocores

cryptography ip-cores in vhdl / verilog

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

de1-soc-sound

de1_soc_linux_fb

Demo project for DE1- SoC board

digital-design

An introduction to integrated circuit design with Verilog and the Papilio Pro development board.

dpll

A collection of phase locked loop (PLL) related projects

drec-fpga-intro

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

dsp-rtl-lib

RTL Verilog library for various DSP modules

dspfilters

A collection of demonstration digital filters

ece253

Digital and Computer Systems (Fall 2018)

ece253-labs

Verilog and ARM Assembly labs for second year Digital and Computer Systems (ECE253) course at the University of Toronto

elec50010-2020-verilog-lab

Verilog lab material for ELEC50010 class

ellipticcurves_systemverilog

Elgamal's over Elliptic Curves

eterniaveriloglib

Small library of Verilog code (GNU GPL-3)

fpga-gpu

A basic GPU for altera FPGAs

fpga-peripherals

:seedling: :snowflake: Collection of open-source peripherals in Verilog

fpga_readings

Recipe for FPGA cooking

hdl

HDL libraries and projects

hdl_library

A library of verilog and vhdl modules

hw-syn-lab

⚙Hardware Synthesis Laboratory Using Verilog