š Master's in Electrical and Computer Engineering from Concordia University
š± My key interests are in ASIC Design and Verification
š» I'm proficient in VHDL, Verilog, SystemVerilog and UVM
šÆ Iām looking to collaborate on projects related to ASIC design and verification
š¬ Ask me about anything related to ASIC Design and Verification
pritam-sethuraman Goto Github PK
Name: Pritam Sethuraman
Type: User
Company: Accenture
Bio: Silicon Analyst
Location: Ottawa