rpjayaraman/WTB
Design Verification Interview Combat Arena
HW Engineer
Repositories
rpjayaraman/DV-resource
A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.
rpjayaraman/RTL2UVM
Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.
rpjayaraman/LLMxVLSI
Generate, Simulate & Summarize Verilog Code with GenAI and Iverilog tool
rpjayaraman/xezim
SystemVerilog (IEEE 1800-2017) Simulator
rpjayaraman/ZeroToUVM-Verilator
For many engineers and students, the primary barrier to entry for open-source verifi cation is not the methodology itself, but the toolchain. This repo introduces a "one-shot" automation framework designed to take users from zero to a working, Verilator-compatible UVM testbench— with visualization.
rpjayaraman/uvm2pyuvm
uvm2pyuvm is a Python-based tool to automate the conversion of UVM SystemVerilog code into PyUVM Python code
rpjayaraman/UVM_Verilator_Examples
A collection of UVM testbench examples and templates designed to run with the Verilator open-source simulator.
rpjayaraman/VERILATOR_UVM
This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpjayaraman/RTL2UVM) framework.
rpjayaraman/python
`
rpjayaraman/lint-based-uvm_tb_generator
This python script uses pyslang module to parse design file and collects input,output and parameter information. Based on the data, the tb_creator script will generate UVM based testbench.
rpjayaraman/test_repo
rpjayaraman/tbengy
Python Tool for UVM Testbench Generation
rpjayaraman/af_pyslint
SystemVerilog Linter based on pyslang
rpjayaraman/RISCV_CPU_DESIGN-rpjayaraman
riscv_myth_workshop_nov22-rpjayaraman created by GitHub Classroom
rpjayaraman/vlt-uvm
Verilator with UVM
rpjayaraman/svunit_verilator
Reference form Srini: https://github.com/svenka3/svunit/tree/srini_verilator
rpjayaraman/vw_SVunit_verilator
Verilator open-source SystemVerilog simulator and lint system
rpjayaraman/CTB_2022-Hackathon
challenges-rpjayaraman created by GitHub Classroom
rpjayaraman/rpjayaraman
Config files for my GitHub profile.