MohammadNiknam17/UART_Receiver_Transmitter_Controller_VHDL-FPGA

VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.

★ 6Forks 0VHDLGitHub ↗Compare
digital-logic-designfpgamemoryramrecivertransmitteruartuart-interfaceuart-protocolvhdlvhdl-code

Contributors

MohammadNiknam17

Issues