apotell / surelog Goto Github PK
View Code? Open in Web Editor NEWThis project forked from chipsalliance/surelog
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
License: Apache License 2.0