azonenberg / netlist-tools Goto Github PK
View Code? Open in Web Editor NEWAutomated analysis tools for turning gate-level netlists from FPGA bitstreams, machine vision tools, etc into high-level RTL netlists.
License: BSD 3-Clause "New" or "Revised" License