If this project is constructive, welcome to donate a drink to PayPal.
EDA Version 19.9.01 !!!!!!
This example is intended on TangMega 138KPro Modified DDR3 Board and Default Configuration Board
Aim: The example is continuously write and read back to check sanity of handshaking between DDR IP controller and custom FSM.
The debug methodology is address / 8 = write/read content app_data := {32{addr/8}}
How to capture? Setup the trigger address, and reset the FPGA board via the push button!
Explain of MT41J128M16-125:K and IP configuration
Explain of H5TQ4G63EFR-RDC and IP configuration
Because the suffix of the DDR3 is RD and C with support of previous DDR speed.
For tCKE the datasheet does not clearly mention any data, from general rule of DDR3 mostly about 3N of tCK.