Comments (7)
from capstone.
Could you please provide a minimal example to run. With the output you expect and what the actual behavior is.
from capstone.
error code 4,but i'm32gb dram .memory enough correct platform
from capstone.
#include <stdio.h>
#include <inttypes.h>
#include<capstone.h>
#pragma comment(lib,"capstone.lib")
int main(int argc, char* argv[])
{
auto buffer = "\x55\x8b\xec\x81\xec\x24\x03\x00\x00\x6a\x17\x90\x90\x90";
csh handle;
cs_insn* insn;
size_t count;
int size = 14;
printf("By: LyShark \n\n");
if (cs_open(CS_ARCH_X86, CS_MODE_32, &handle) != CS_ERR_OK)
{
return 0;
}
// https://www.cnblogs.com/lyshark
count = cs_disasm(handle, (unsigned char*)buffer, size, 0x1000, 0, &insn);
if (count > 0)
{
size_t index;
for (index = 0; index < count; index++)
{
for (int x = 0; x < insn[index].size; x++)
{
printf("machine code: %d -> %02X \n", x, insn[index].bytes[x]);
}
printf("ADDR: 0x%llx| length: %d ASM: %s %s \n", insn[index].address, insn[index].size, insn[index].mnemonic, insn[index].op_str);
}
cs_free(insn, count);
}
else
{
printf("disasm failed! \n");
}
cs_close(&handle);
getchar();
return 0;
}
from capstone.
from capstone.
@12UE Works fine on g++. Can you try this in MSVC to see if it works?
from capstone.
msvc not working
from capstone.
Related Issues (20)
- Release v4.0.3
- Wrong operand type for RISCV compressed instruction disassemble
- [5.0.1] Warning in Mapping.c module
- [Auto-Sync] Add `PatchFiles` and `WriteFiles` steps to `ASUpdater`
- [Auto-Sync] Smarter MC test generator
- Add documentation about LLVM imported `FEATURE` groups.
- ARM64_REG_Vx vs. ARM64_REG_Qx HOT 1
- Capstone v5 compile issues HOT 1
- Capstone Next Bug in code. modRMRequired has an invalid index read
- register accesses for Implicit operands
- Add "DIET" CI job
- Incorrect aarch64 umov decoding HOT 3
- ARM AArch32 instruction ADD may decode wrong in ADR situation HOT 3
- HPPA, ARM disassemblers "error: comparison of unsigned expression in ‘< 0’ is always false [-Werror=type-limits]"
- ARM Thumb instruction NOP.w not set alias_id
- ARM Thumb instruction RSB detials operands issue
- test_tms320c64x.c does not abort when not enabled HOT 1
- Incorrect reg_access in some AArch64 instructions
- TriCore instruction loop16 HOT 1
- `make RISCVCommonTableGen` failed according to instructions in `contrib/riscv_update/README.md` HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from capstone.