cr1901 / arty-soc Goto Github PK

         ___       __           ____     _____
        / _ | ____/ /___ ______/ __/__  / ___/
       / __ |/ __/ __/ // /___/\ \/ _ \/ /__
      /_/ |_/_/  \__/\_, /   /___/\___/\___/
                    /___/

         Copyright 2015-2017 / EnjoyDigital

          Digilent's Arty SoC based on LiteX

[> Getting started
------------------
1. Install Python3 and your vendor's software

2. Obtain LiteX and install it:
  git clone https://github.com/enjoy-digital/litex --recursive
  cd litex
  python3 setup.py develop
  cd ..

3. Obtain LiteDRAM and install it:
  git clone https://github.com/enjoy-digital/litedram
  cd litedarm
  python3 setup.py develop
  cd ..

4. Obtain LiteEth and install it:
  git clone https://github.com/enjoy-digital/liteeth
  cd liteeth
  python3 setup.py develop
  cd ..

5. Obtain LiteScope and install it:
  git clone https://github.com/enjoy-digital/litescope
  cd litescope
  python3 setup.py develop
  cd ..

6. Build the gateware and software:
  make base (or minisoc, ddr3, etherbone)
  make load

[> Status
---------
BaseSoC / MiniSoC validated with 16 bits DDR3 @ 800Mbps/pin.
EtherboneSoC validated.

[> Contact
----------
E-mail: [email protected]