gubbriaco / fpga-low-power-analysis Goto Github PK
View Code? Open in Web Editor NEWThe project begins with describing a digital circuit using VHDL and Xilinx Vivado 2018.3. It then optimizes the circuit using low-power techniques. Various strategies such as registering, clock gating, and a hybrid approach are tested to find the best solution.