- ๐ Hi, Iโm Yosuke Ide
- ๐ Iโm interested in general purporse prceossors and domain specific architectures, and loves computer architecture in general
- ๐ฑ Iโm currently creating a RISC-V based CPU
- ๐ซ How to reach me : [email protected]
gzyide / sysvdevenv Goto Github PK
View Code? Open in Web Editor NEWTemplate RTL development environment for SystemVerilog