APB master and slave developed in Verilog/System Verilog.
-- apb_master: APB master
-- apb_slave: APB slave
All source codes are fully synthesizable and tested. All source codes are open-source, free to use, modify, and distribute without any conflicts of interest with the original developer.
Mitu Raj, [email protected]