kbrunham-intel / verible Goto Github PK
View Code? Open in Web Editor NEWThis project forked from chipsalliance/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
Home Page: https://chipsalliance.github.io/verible/
License: Other