nasirkhansafi Goto Github PK

simple-alu-uvm

This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit

single-cycle-risc-v-in-verilog

This repository contains the verilog code files of Single Cycle RISC-V architecture

slang

SystemVerilog compiler and language services

sv-1800-2012

IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code

sv-tests

Test suite designed to check compliance with the SystemVerilog standard.

sva-demos

SVA examples and demonstration

svaunit

SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)

svaunit_sandbox

Example code for "A Quick Look at SVAunit" post

svunit

swerv_eh1

A directory of Western Digital’s RISC-V SweRV Cores

systemverilog

systemverilog.io

Code used in

systemverilog_design_verification

Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog

testing_uvm_drivers

Example code for "Testing UVM Drivers"

traffic-lights

tvip-apb

Verification IP for AMBA APB Protocol

tvip-axi

AMBA AXI VIP

uvm

Standard Universal Verification Methodology

uvm-1

UVM examples for learning

uvm-2

Mirror of the Universal Verification Methodology from sourceforge

uvm-and-system-verilog-manual

UVM and System Verilog Manuals

uvm-tutorial-for-candy-lovers

Source code repo for UVM Tutorial for Candy Lovers

uvm-verification-ip-for-switch

A complete UVM verification IP for simple switch (router)

uvm-verification-testbench-for-simplebus

uvm_agent_gen

UVM Agent Generator

uvm_axi

uvm AXI BFM(bus functional model)

uvm_book_examples

UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition

uvm_codes

uvm_example

Example SystemVerilog UVM Environment

uvmprimer

Contains the code examples from The UVM Primer Book sorted by chapters.