An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.
praveen686 / 8x8multiplier-using-vedic-mathematics Goto Github PK
View Code? Open in Web Editor NEWThis project forked from saadia-hassan/8x8multiplier-using-vedic-mathematics
An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.