prosyslab / dude-test Goto Github PK

1:08

2:38

8:31

Example 10:00

2:40

23:57

4:13

8:31

23:47

2:15

I wonder if I can only consider instructions used for HW1: SmaLLVM Interpreter.
There are many opcode in Llvm.opcode to be appeared even if we use only integers and limited boolean for conditionals.

Such as

1. Logical opeartors (shift, or, and, not, ....)
2. Select (used in ? : )
3. Switch

11:40

2:30

4:11

2:12

2:06

00:00

8:31

2:22

23:55

Example 9:57

2:27

11:51

3:58

11:56

3:41

4:27

3:54

20:08

23:42

12:38

12:46

4:43

Hello, I have several questions on Hw3.

1. In README.md, it is written that skeleton code will provide isAssertFail and isAssume, but I cannot see both of them in my repo. Can I ask whether they are intentionally not provided or just missing?
2. I guess we should write some code for understanding the semantics of LLVM to create constraints in each CHC. Since there are lots of instructions that LLVM support and we've done similar work for limited set of instructions in Hw1, I guess this applies to Hw3 as well. In fact, I found some instructions such as zext that we did not support in Hw1 but we can see in this homework, so I think we should support more instructions than in Hw1. Can you let me know what kind of instructions we should support?

Thank you in advance.

2:52

12:02

8:31

2:05

11:45

8:31

Example 9:51

8:31

3:33

12:27

3:34

10:04

Similarly, 8:31

3:41

3:32

Example 9:53