GitHubHelp

pvrnn/CEP_Projet

Project : programming RISC-V Instructions Set in VHDL

★ 0Forks 0VHDLGitHub ↗Compare
risc-vvhdl

README

CEP

Instruction Status

Métadonnées

timestamp status

Fichier de log

Arithmetiques

ADDI status ADD status SUB status

Basiques

REBOUCLAGE status LUI status

Divers

AUIPC status

Logiques

OR status ORI status AND status ANDI status XOR status XORI status

Décalages

SLL status SLLI status SRA status SRAI status SRL status SRLI status

Sets

SLT status SLTI status SLTIU status SLTU status

Branchements

BEQ status BGE status BGEU status BLT status BLTU status BNE status

Sauts

JAL status JALR status

Loads

LB status LBU status LH status LHU status LW status

Stores

SB status SH status SW status

Interruptions

CSRRC status CSRRCI status CSRRS status CSRRSI status CSRRW status CSRRWI status IT status

Contributors

pvrnn

Issues