-
I desiged Chisel and RISC-V Based Single Cycle Core
-
I designed Chisel and RISC-V Based Five Stage Pipeline Core
-
I worked on python basec Burq simulator to verify the Chisel and Verilog based cores
-
I worked on scala based projects using functional programming
-
Iโm currently working to automate Berkeley Analog Generator using Reinforcement Learning and also Chisel based projects
-
How to reach me [email protected]
siddiquimohsin / burq-ide Goto Github PK
View Code? Open in Web Editor NEWThis project forked from faahmed123/burq-ide
This Repository Contains Source Code for the Burq-ide project
License: GNU General Public License v3.0