sinceprojext Goto Github PK

8-bits-risc-cpu-verilog

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（**处理器）简单结构和Verilog实现。

ai-chip

A list of ICs and IPs for AI, Machine Learning and Deep Learning.

artix-7-hdmi-processing

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

basic_verilog

Must-have verilog systemverilog modules

cocotbext-axi

AXI interface modules for Cocotb

cocotbext-pcie

PCI express simulation framework for Cocotb

convolutional-neural-network

Implementation of CNN using Verilog

cores

Various HDL (Verilog) IP Cores

digital-design-lab

digital-design-reference-design

ethernet-design-verilog

Gigabit Ethernet UDP communication driver

fft-dit-fpga

Verilog module for calculation of FFT.

fft_verilog

FFT implement by verilog_测试验证已通过

fpga_displayport

An implementation of DisplayPort protocol for FPGAs

fpga_webserver

A work-in-progress for what is to be a software-free web server for static content.

fpganes

NES in Verilog

fpu

synthesiseable ieee 754 floating point library in verilog

full_stack_gps_receiver

A Software GPS decoder, going from raw 1-bit ADC samples to position fix

gplgpu

GPL v3 2D/3D graphics engine in verilog

gr-ieee802-11

IEEE 802.11 a/g/p Transceiver

hardware-cnn

A convolutional neural network implemented in hardware (verilog)

introtospartanfpgabook

A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards

iverilog

Icarus Verilog

lowrisc-chip

The root repo for lowRISC project and FPGA demos.

mips-cpu

MIPS CPU implemented in Verilog

mips32-cpu

奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）

mor1kx

mor1kx - an OpenRISC 1000 processor IP core

nyuziprocessor

GPGPU microprocessor architecture

oh

Verilog library for ASIC and FPGA designers

openofdm

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.