8 bit processor is implemented in this project using Verilog HDL. Memory is also implemeted and caching techiniques are also used both for data memory and instruction memory.
iverilog -o test.vvp cpu_testbench.v
vvp test.vvp
gtkwave cpu_wavedata.vcd