taylor-bsg Goto Github PK

100g-fpga-network-stack-core

This repo contains the Limago code

a2i

am_be200_x32

BE200 Board with 32 chips

ao486

The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.

ao68000

The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.

aor3000

The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.

ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.9, working as a coprocessor to CORE-V's CVA6 core

asic_labs_fa21

aws-fpga-notes

Amazon F1 instance walk through tutorial

basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

berkeley-hardfloat-chisel3

Hardfloat using chisel3

bitfury

public git of the now open sourced Bitfury Bitstream and source code

black-parrot-branch-predictor

black-parrot-hdk

black-parrot-sdk

block-inclusivecache-sifive

bp-linux

braiins

bsc

Bluespec Compiler (BSC)

bsg_fpga

bsg_manycore

Tile based architecture designed for computing efficiency, scalability and generality

btc_fpga_miner

c910-llvm

平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本

cgminer

ASIC / FPGA / GPU miner in c for bitcoin and litecoin

clusterv-soc

Quad cluster of RISC-V cores with peripherals and local memory

cnrv-fpu

Basic floating-point components for RISC-V processors

craft-certus.github.io

Open celerity webpage

de10_nano_soc_minimal

SHA3-256 MINER CORE

design-and-verification-of-ldpc-decoder

- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix. - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab.

dragonphy2

Temporary copy of DragonPHY