ahchit Goto Github PK

i2c

I2C controller core

i2cslave

I2C Slave

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

ice40-playground

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

image-classification-using-cnn-on-fpga

Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.

image_sim

基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）

imagestitchbasedonfpga

七路图像在FPGA中实现拼接，代码会不断添加进来。

iot-for-beginners

12 Weeks, 24 Lessons, IoT for All!

isp_uvm

A Framework for Design and Verification of Image Processing Applications using UVM

istyle-verilog-formatter

Open source implementation of a Verilog formatter

iverilog

Icarus Verilog

jtag_pulp

lm-riscv-dv

An Open-Source Design and Verification Environment for RISC-V

lowrisc-chip

The root repo for lowRISC project and FPGA demos.

magicalcubeimageprocess

FPGA project based on Xilinx FPGA EGO1 xc7a35tcsg324

matlab-imageprocess

md5cracker

A Hardware MD5 Cracker for the Cyclone V SoC

miaow

An open source GPU based off of the AMD Southern Islands ISA.

microshift_compression

Microshift Compression: An Efficient Image Compression Algorithm for Hardware

minini

A small and portable INI file library with read/write support

ml-for-beginners

12 weeks, 26 lessons, 52 quizzes, classic Machine Learning for all

monaco-editor

A browser based code editor

mpac

Multi Protocol Audio Controller

mpsoc-dv

MPSoC verified with UVM/OSVVM/FV

myhdl

The MyHDL development repository

net2axis

Verilog network module. Models network traffic from pcap to AXI-Stream

no2bootloader

USB DFU bootloader gateware / firmware for FPGAs

no2usb

Nitro USB FPGA core

notepad-plus-plus

Notepad++ official repository

ntlmv2-cracker

using the Max10 FPGA as a parallel computing platform with 128 stage pipelining MD4/MD5 to crack NTLMv2