decafpga / brianhg-ddr3-controller Goto Github PK
View Code? Open in Web Editor NEWThis project forked from brianhginc/brianhg-ddr3-controller
DDR3 Controller, 16 read, 16 write ports, configurable widths, priority, auto-burst size & smart cache for each port. Fully documented source code. TestBenches included. [This fork is only a mirror, not for development]