Thomasb81/UHDM

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

★ 0Forks 0C++GitHub ↗Compare

Contributors

alaindargelashzellerhs-apotellThomasb81timkpainedpetriskokamilrakoczytgorochowikmithromysoreanoopkbieganskiQuantamHDDamienLeBarsisurufkgugalapieter3dRodrigoddRRozakwsipakyurivictoctaviisumarcor

Issues