Comments (6)
Hi,
Are you using the JTAG to load the binary ? If yes, the dBus need to have an access to the instruction memory to be able to load the binary.
Could it be the issue ?
from vexriscv.
Hi,
thanks for your reply. The binary is loaded to the instruction BRAM by using AXI. The iBus is connected to the same BRAM. Then I have another BRAM which is connected to the dBus. To this BRAM I want to write the value.
from vexriscv.
hmm Do you have a wave to share ? vcd file ?
from vexriscv.
I just looked through the whole assembler again and noticed that the stack pointer is not initialized (which makes sense, since I don't have an OS running on the processor). Therefore the processor wants to write to an address at 0xFFFF..... which is not mapped. So I'll edit the linker script to provide a stack pointer that is initialized fitting to the size of my BRAM. I'll let you know how it goes.
Thank you for your time, anyways.
from vexriscv.
Have you checked https://github.com/SpinalHDL/VexRiscvSocSoftware/tree/master/projects/murax/demo/src ? There is maybe some usefull ressources to setup things.
from vexriscv.
Thank you, I'll take a look :)
from vexriscv.
Related Issues (20)
- Transfer data double times HOT 1
- Murax XIP compile issue HOT 11
- EmbeddedRiscvJtag synthesis issue HOT 1
- CPU exception signal HOT 3
- Regarding the result of dhrystone with TCM HOT 6
- debug HOT 1
- Fetch dosen't performed correctly in the simulation of Murax SOC.(+Custom instructions are executed in unexpected time.) HOT 1
- Instructions to save/restore register to stack is taking 2 clock each HOT 12
- DE0-Nano Board with VexRiscV: IO and Fit Design Issues Including Specific Command Used HOT 3
- Adding VexRiscV as a dependency HOT 2
- Data Stream in/out SoC <-> FPGA HOT 6
- FPU plugin to GenFull.scala HOT 3
- EU Funding HOT 3
- Compile C code and run bare metal cycle accurate simulation HOT 3
- Debug instructions executed twice HOT 5
- Exit cycle accurate simulation HOT 1
- Problems with adding FPU in Briey HOT 5
- Problem about how to compile the software that can be used in Vexriscv with FPU HOT 10
- How to use printf function? HOT 10
- About the Csr registers in Vexriscv HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from vexriscv.